

Serial versus Parallel Data Transfers

OUTLINE:

- Shift Registers
- Converting data from Serial \longleftrightarrow Parallel



Shift Registers


Shift Registers convert numbers expressed in terms of several bits (*many signal lines*) into a stream of 0, 1 and a Clock.

Advantage: A convenient way to reduce the number of Electrical signal lines by factors of 8, 16, 32, 64.

Disadvantage: For the same transfer rate the electronics must be faster by factors of 8, 16, 32, 64.



What do Shift Registers Do ?






Suppose you feed an '1':

0
1
2T
3T
4T
5T
6T
7T
8T

D0	D1	D2	D3	D4	D5	D6	D7
0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0
1	1	0	0	0	0	0	0
1	1	1	0	0	0	0	0
1	1	1	1	0	0	0	0
1	1	1	1	1	0	0	0
1	1	1	1	1	1	0	0
1	1	1	1	1	1	1	0
1	1	1	1	1	1	1	1



The 74HC165 Shift Register





The 74HC165 data




Fig.1 Pin configuration.




Fig.2 Logic symbol.





Fig.3 IEC logic symbol.

FUNCTION TABLE

OPERATING MODES	INPUTS					Q _n REGISTERS		OUTPUTS	
	\overline{PL}	\overline{CE}	CP	D _s	D ₀ -D ₇	Q ₀	Q ₁ -Q ₆	Q ₇	$\overline{Q_7}$
parallel load	L	X	X	X	L	L	L - L	L	H
	L	X	X	X	H	H	H - H	H	L
serial shift	H	L	↑	l	X	L	q ₀ -q ₅	q ₆	$\overline{q_6}$
	H	L	↑	h	X	H	q ₀ -q ₅	q ₆	q ₆
hold "do nothing"	H	H	X	X	X	q ₀	q ₁ -q ₆	q ₇	q ₇



The 74HC164 Shift Register




FUNCTION TABLE

OPERATING MODES	INPUTS				OUTPUTS	
	\overline{MR}	CP	D _{sa}	D _{sb}	Q ₀	Q ₁ - Q ₇
reset (clear)	L	X	X	X	L	L - L
shift	H	↑	l	l	L	Q ₀ - Q ₆
	H	↑	l	h	L	Q ₀ - Q ₆
	H	↑	h	l	L	Q ₀ - Q ₆
	H	↑	h	h	H	Q ₀ - Q ₆




High Level Design

- We want to construct :






Low Level Design





The Memory Test Program





Task Plan:

- (1) Construct a device that would turn the 8-bit parallel data from Port-B to serial data + clock .
- (2) Construct a device that would receive the serial data, convert them to parallel data and display them using LEDs.
- (3) Write a program that would send several patterns down your 'serial link' and demonstrate that it works.




For more motivated students:

- I. You can attempt storing your data to a register at the end before sending them to the LEDs.
- II. This will require knowledge on how a register really works
- III. Next few slides describe the 75HC574 register with 3-state outputs.



Guess what is the 1 Byte memory ?

- It exists in one package :







The data sheets of the 74F574

Register


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL(IEEE/IEC)





What does the 74F574 do ?

LOGIC DIAGRAM, 74F574



The outputs of the 574 are tri-state : They
Can be high '1', low '0', and DISCONNECTED
(HIGH IMPEDANCE STATE).



The 74F574 Truth Table

FUNCTION TABLE, 74F574

INPUTS			INTERNAL REGISTER	OUTPUTS	OPERATING MODE
\overline{OE}	CP	D_n		$Q_0 - Q_7$	
L	↑	l	L	L	Load and read register
L	↑	h	H	H	
L	‡	X	NC	NC	Hold
H	↑	D_n	D_n	Z	Disable outputs
H	X	X	X	Z	

H = High voltage level

h = High voltage level one set-up time prior to the Low-to-High clock transition

L = Low voltage level

l = Low voltage level one set-up time prior to the Low-to-High clock transition

NC = No change

X = Don't care

Z = High impedance "off" state



↑ = Low-to-High clock transition

‡ = Not a Low-to-High clock transition



The Data Sheets of the 74F574 I

Register



FUNCTION TABLE, 74F574


INPUTS			INTERNAL REGISTER	OUTPUTS	OPERATING MODE
OE	CP	D _n		Q ₀ - Q ₇	
L	↑	l	L	L	Load and read register
L	↑	h	H	H	
L	↑	X	NC	NC	Hold
H	↑	D _n	D _n	Z	Disable outputs
H	X	X ⁿ	X ⁿ	Z	

$T_s = \text{setup time}$

$t_{PZH} = \text{Output Enable time}$



The Data Sheets of the 74F574 II



$T_p = \text{propagation delay}$



Task II:

- (1) Construct the following circuit:
- (2) Make sure that after clocking the serial data eight times you also clock the data in to the register.

