Features

- Utilizes the AVR[®] RISC Architecture
- AVR High-performance and Low-power RISC Architecture
 - 121 Powerful Instructions Most Single Clock Cycle Execution
 - 32 x 8 General Purpose Working Registers + Peripheral Control Registers
 - Up to 6 MIPS Throughput at 6 MHz
- Data and Nonvolatile Program Memory
 - 128K Bytes of In-System Programmable Flash Endurance: 1,000 Write/Erase Cycles
 - 4K Bytes Internal SRAM
 - 4K Bytes of In-System Programmable EEPROM Endurance: 100,000 Write/Erase Cycles
 - Programming Lock for Flash Program and EEPROM Data Security
 - SPI Interface for In-System Programming
- Peripheral Features
 - On-chip Analog Comparator
 - Programmable Watchdog Timer with On-chip Oscillator
 - Programmable Serial UART
 - Master/Slave SPI Serial Interface
 - Real Time Counter (RTC) with Separate Oscillator
 - Two 8-bit Timer/Counters with Separate Prescaler and PWM
 - Expanded 16-bit Timer/Counter System, with Separate Prescaler, Compare, Capture Modes and Dual 8-, 9-, or 10-bit PWM
 - Programmable Watchdog Timer with On-chip Oscillator
 - 8-channel, 10-bit ADC
- Special Microcontroller Features
 - Low-power Idle, Power Save and Power-down Modes
 - Software Selectable Clock Frequency
 - External and Internal Interrupt Sources
- Specifications
 - Low-power, High-speed CMOS Process Technology
 - Fully Static Operation
- Power Consumption at 4 MHz, 3V, 25°C
 - Active: 5.5 mA
 - Idle Mode: 1.6 mA
 - Power-down Mode: < 1 μA</p>
- I/O and Packages
 - 32 Programmable I/O Lines, 8 Output Lines, 8 Input Lines
 64-lead TQFP
- 64-lead TQFP
 Operating Voltages
 - 2.7 3.6V (ATmega103L)
 - 2.7 3.6V (ATmega103L - 4.0 - 5.5V (ATmega103)
 - 4.0 5.5V (Almegal)
- Speed Grades
 - 0 4 MHz (ATmega103L)
 - 0 6 MHz (ATmega103)



8-bit **AVR**[®] Microcontroller with 128K Bytes In-System Programmable Flash

ATmega103 ATmega103L

Preliminary

Rev. 0945ES-01/00



Note: This is a summary document. For the complete 126-page document, please visit our web site at *www.atmel.com* or e-mail at *literature@atmel.com* and request literature #0945E.



Pin Configuration



Description

The ATmega103(L) is a low-power CMOS 8-bit microcontroller based on the AVR RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega103(L) achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

The AVR core is based on an enhanced RISC architecture that combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega103(L) provides the following features: 128K bytes of in-system programmable Flash, 4K bytes EEPROM, 4K bytes SRAM, 32 general purpose I/O lines, 8 input lines, 8 output lines, 32 general purpose working registers, real time counter (RTC), 4 flexible timer/counters with compare modes and PWM, UART, programmable watchdog timer with internal oscillator, an SPI serial port and three software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, timer/counters, SPI port and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the oscillator, disabling all other chip functions until the next interrupt or hardware reset. In Power Save mode, the timer oscillator continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping.

The device is manufactured using Atmel's high-density nonvolatile memory technology. The on-chip ISP Flash allows the program memory to be reprogrammed in-system through a serial interface or by a conventional nonvolatile memory programmer. By combining an 8-bit RISC CPU with a large array of ISP Flash on a monolithic chip, the Atmel ATmega103(L) is a powerful microcontroller that provides a highly flexible and cost-effective solution to many embedded control applications.

The ATmega103(L) AVR is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, in-circuit emulators, and evaluation kits.

Block Diagram







Pin Descriptions

vcc

Supply voltage

GND

Ground

Port A (PA7..PA0)

Port A is an 8-bit bi-directional I/O port. Port pins can provide internal pull-up resistors (selected for each bit). The Port A output buffers can sink 20 mA and can drive LED displays directly. When pins PA0 to PA7 are used as inputs and are externally pulled low, they will source current if the internal pull-up resistors are activated.

Port A serves as Multiplexed Address/Data bus when using external SRAM.

The port A pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port B (PB7..PB0)

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors. The Port B output buffers can sink 20 mA. As inputs, Port B pins that are externally pulled low, will source current if the pull-up resistors are activated.

Port B also serves the functions of various special features.

The port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port C (PC7..PC0)

Port C is an 8-bit output port. The Port C output buffers can sink 20 mA.

Port C also serves as Address output when using external SRAM.

Since Port C is an output only port, the port C pins are **not** tri-stated when a reset condition becomes active.

Port D (PD7..PD0)

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors. The Port D output buffers can sink 20 mA. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated.

Port D also serves the functions of various special features.

The port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port E (PE7..PE0)

Port E is an 8-bit bi-directional I/O port with internal pull-up resistors. The Port E output buffers can sink 20 mA. As inputs, Port E pins that are externally pulled low will source current if the pull-up resistors are activated.

Port E also serves the functions of various special features.

The port E pins are tri-stated when a reset condition becomes active, even if the clock is not running

Port F (PF7..PF0)

Port F is an 8-bit input port. Port F also serves as the analog inputs for the ADC.

RESET

Reset input. An external reset is generated by a low level on the RESET pin. Reset pulses longer than 50 ns will generate a reset, even if the clock is not running. Shorter pulses are not guaranteed to generate a reset.

XTAL1

Input to the inverting oscillator amplifier and input to the internal clock operating circuit.

4 ATmega103/103L

XTAL2

Output from the inverting oscillator amplifier.

TOSC1

Input to the inverting Timer/Counter oscillator amplifier.

TOSC2

Output from the inverting Timer/Counter oscillator amplifier.

WR

External SRAM write strobe

RD

External SRAM read strobe

ALE

ALE is the Address Latch Enable used when the External Memory is enabled. The ALE strobe is used to latch the loworder address (8 bits) into an address latch during the first access cycle, and the AD0-7 pins are used for data during the second access cycle.

AVCC

Supply voltage for Port F, including ADC. The pin must be connected to VCC when not used for the ADC. See "ADC Noise Canceling Techniques" on page 71 for details when using the ADC.

AREF

This is the analog reference input for the ADC converter. For ADC operations, a voltage in the range AGND to AVCC must be applied to this pin.

AGND

If the board has a separate analog ground plane, this pin should be connected to this ground plane. Otherwise, connect to GND.

PEN

This is a programming enable pin for the serial programming mode. By holding this pin low during a power-on reset, the device will enter the serial programming mode. PEN has no function during normal operation.





Architectural Overview

Figure 2. The ATmega103(L) AVR RISC Architecture



The AVR uses a Harvard architecture concept – with separate memories and buses for program and data. The program memory is accesses with a single level pipeline. While one instruction is being executed, the next instruction is pre-fetched from the program memory. This concept enables instructions to be executed in every clock cycle. The program memory is in-system programmable Flash memory. With a few exceptions, AVR instructions have a single 16-bit word format, meaning that every program memory address contains a single 16-bit instruction.

During interrupts and subroutine calls, the return address program counter (PC) is stored on the stack. The stack is effectively allocated in the general data SRAM, and consequently the stack size is only limited by the total SRAM size and the usage of the SRAM. All user programs must initialize the SP in the reset routine (before subroutines or interrupts are executed). The 16-bit stack pointer SP is read/write accessible in the I/O space.

The 4000 bytes data SRAM can be easily accessed through the five different addressing modes supported in the AVR architecture.

6

Register Summary

Address	Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Page
\$3F (\$5F)	SBEG		Т	H	S	V	N	7	C	page 21
\$3E (\$5E)	SPH	SP15	SP1/	SP13	SP12	SP11	SP10	SPO	SP8	page 21
\$3E (\$3E)	SPI	3F13	0F14	000	5F12	SF11	3F10	0F9 6D1	3F0	page 21
\$3D (\$5D)	3FL VDIV		3F0	3F3	3F4	3F3	3F2		350	page 21
\$3C (\$5C)	XDIV BAMP7	XDIVEN	XDIV6	XDIV5	XDIV4	XDIV3	XDIV2	XDIV I	XDIV0	page 23
\$3B (\$5B)	RAMPZ	-	-	-	-	-	-	-	RAMPZ0	page 22
\$3A (\$5A)	EICR	ISC71	ISC70	ISC61	ISC60	ISC51	ISC50	ISC41	ISC40	page 31
\$39 (\$59)	EIMSK	INT7	INT6	INT5	INT4	INT3	INT2	INT1	INTO	page 30
\$38 (\$58)	EIFR	INTF7	INTF6	INTF5	INTF4	-	-	-	-	page 30
\$37 (\$57)	TIMSK	OCIE2	TOIE2	TICIE1	OCIE1A	OCIE1B	TOIE1	OCIE0	TOIE0	page 31
\$36 (\$56)	TIFR	OCF2	TOV2	ICF1	OCF1A	OCF1B	TOV1	OCF0	TOV0	page 32
\$35 (\$55)	MCUCR	SRE	SRW	SE	SM1	SM0	-	-	-	page 22
\$34 (\$54)	MCUSR	-	-	-	-	-	-	EXTRF	PORF	page 29
\$33 (\$53)	TCCR0	-	PWM0	COM01	COM00	CTC0	CS02	CS01	CS00	page 38
\$32 (\$52)	TCNT0	Timer/Counter	er0 (8-bit)							page 39
\$31 (\$51)	OCR0	Timer/Counter	er0 Output Comp	are Register						page 40
\$30 (\$50)	ASSR	-	-	-	-	AS0	TCN0UB	OCR0UB	TCR0UB	page 41
\$2F (\$4F)	TCCR1A	COM1A1	COM1A0	COM1B1	COM1B0	-	-	PWM11	PWM10	page 45
\$2E (\$4E)	TCCR1B	ICNC1	ICES1	-	-	CTC1	CS12	CS11	CS10	page 46
\$2D (\$4D)	TCNT1H	Timer/Counter	er1 – Counter Re	gister High Byte			ļ			page 47
\$2C (\$4C)	TCNT1L	Timer/Counter	er1 – Counter Re	aister Low Byte						page 47
\$2B (\$4B)	OCR1AH	Timer/Counter	er1 – Output Con	npare Register A	Hiah Byte					page 48
\$2A (\$4A)	OCB1AI	Timer/Counter	er1 – Output Con	nnare Register A	Low Byte					page 48
\$29 (\$49)	OCB1BH	Timer/Counter	er1 – Output Con	npare Register R	High Byte					page 18
\$28 (\$48)	OCB1BI	Timer/Counte	er1 – Output Con	npare Register B	Low Byte					page 48
\$20 (\$40) \$27 (\$47)		Timer/Count	or1 Input Captu	ro Pogistor High	Buto					
\$27 (\$47) \$26 (\$46)		Timer/Counter	er1 – Input Captu	re Register Low	Dyte					page 40
\$20 (\$40) \$25 (\$45)	TCCP2	Timel/Count				CTC2	6600	C 6 0 1	C600	page 40
\$25 (\$45)		- Timer/Count		COM21	COM20	0102	0322	0321	0320	page 30
\$24 (\$44)	ICN12	Immer/Counter2 (8-bit)						page 39		
\$23 (\$43)	UCR2	Timer/Counte	er2 Output Comp	are Register	WETEE		14/000	11/0.01	14/5.54	page 40
\$21 (\$47)	WDICK	_	_	-	WDIOE	WDE	WDP2	WDPT	WDP0	page 51
\$1F (\$3F)	EEARH		-	-	-	EEAR11	EEAR10	EEAR9	EEAR8	page 52
\$1E (\$3E)	EEARL	EEPROM Address Register L						page 52		
\$1D (\$3D)	EEDR	EEPROM Da	ata Register							page 53
\$1C (\$3C)	EECR	-	-	-	-	EERIE	EEMWE	EEWE	EERE	page 53
\$1B (\$3B)	PORTA	PORTA7	PORTA6	PORTA5	PORTA4	PORTA3	PORTA2	PORTA1	PORTA0	page 75
\$1A (\$3A)	DDRA	DDA7	DDA6	DDA5	DDA4	DDA3	DDA2	DDA1	DDA0	page 75
\$19 (\$39)	PINA	PINA7	PINA6	PINA5	PINA4	PINA3	PINA2	PINA1	PINA0	page 75
\$18 (\$38)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	page 77
\$17 (\$37)	DDRB	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	page 77
\$16 (\$36)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	page 77
\$15 (\$35)	PORTC	PORTC7	PORTC6	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0	page 82
\$12 (\$32)	PORTD	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0	page 83
\$11 (\$31)	DDRD	DDD7	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	page 84
\$10 (\$30)	PIND	PIND7	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0	page 84
\$0F (\$2F)	SPDR	SPI Data Re	gister	•			•			page 58
\$0E (\$2E)	SPSR	SPIF	WCOL	-	-	_	-	-	-	page 58
\$0D (\$2D)	SPCR	SPIE	SPE	DORD	MSTR	CPOL	CPHA	SPR1	SPR0	page 57
\$0C (\$2C)	UDR	UART I/O Da	ta Register		ı		1			page 62
\$0B (\$2B)	USR	RXC	TXC	UDRE	FE	OR	_	_	_	page 62
\$0A (\$2A)	UCR	RXCIE	TXCIE	UDRIE	RXEN	TXEN	CHR9	RXB8	TXB8	page 63
\$09 (\$29)	UBRR	UART Baud	Rate Register	1	1		-	-	-	page 65
\$08 (\$28)	ACSR	ACD	_	ACO	ACI	ACIE	ACIC	ACIS1	ACIS0	page 65
\$07 (\$27)	ADMUX	-	_	-	-	-	MUX2	MUX1	MUX0	page 69
\$06 (\$26)	ADCSR	ADEN	ADSC	_	ADIE	ADIE	ADPS2	ADPS1	ADPS0	nage 70
\$05 (\$25)		, DEN	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	7,01,02			page 70
\$04 (\$23)						4003	4002			page / 1
φυ ν (φ24)										page / I
φυσ (\$23)	PORIE	PURIE/	PURIED	PURIES	PURIE4	PURIE3	PURIE2		PURIEU	page 87
\$02 (\$22)	DUKE	DDE/	DDE6	DDE5	DDE4	DDE3	DDE2	DUE1	DDE0	page 87
\$01 (\$21)	PINE	PINE7	PINE6	PINE5	PINE4	PINE3	PINE2	PINE1	PINE0	page 87
\$00 (\$20)	PINF	PINF7	PINF6	PINF5	PINF4	PINF3	PINF2	PINF1	PINF0	page 91

Note: For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written. Some of the status flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers \$00 to \$1F only.





Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clocks	
ARITHMETIC AND LOGIC INSTRUCTIONS						
ADD	Rd, Rr	Add two Registers	$Rd \leftarrow Rd + Rr$	Z,C,N,V,H	1	
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1	
ADIW	Rdl, K	Add Immediate to Word	Rdh:Rdl ← Rdh:Rdl + K	Z,C,N,V,S	2	
SUB	Rd, Rr	Subtract two Registers	$Rd \leftarrow Rd - Rr$	Z,C,N,V,H	1	
SUBI	Rd, K	Subtract Constant from Register	$Rd \leftarrow Rd - K$	Z,C,N,V,H	1	
SBC	Rd, Rr	Subtract with Carry two Registers	$Rd \leftarrow Rd - Rr - C$	Z,C,N,V,H	1	
SBCI	Rd, K	Subtract with Carry Constant from Reg.	$Rd \leftarrow Rd - K - C$	Z,C,N,V,H	1	
SBIW	Rdl, K	Subtract Immediate from Word	$Rdh:Rdl \leftarrow Rdh:Rdl - K$	Z,C,N,V,S	2	
AND	Rd, Rr	Logical AND Registers	$Rd \leftarrow Rd \bullet Rr$	Z,N,V	1	
ANDI	Rd, K	Logical AND Register and Constant	$Rd \leftarrow Rd \bullet K$	Z,N,V	1	
OR	Rd, Rr	Logical OR Registers	$Rd \leftarrow Rd v Rr$	Z,N,V	1	
ORI	Rd, K	Logical OR Register and Constant	$Rd \leftarrow Rd v K$	Z,N,V	1	
EOR	Rd, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z,N,V	1	
COM	Rd	One's Complement	$Rd \leftarrow \$FF - Rd$	Z,C,N,V	1	
NEG	Rd	Two's Complement	Rd ← \$00 - Rd	Z,C,N,V,H	1	
SBR	Rd, K	Set Bit(s) in Register	$Rd \leftarrow Rd \vee K$	Z,N,V	1	
CBR	Rd, K	Clear Bit(s) in Register	$Rd \leftarrow Rd \cdot (\$FF - K)$	Z,N,V	1	
INC	Rd	Increment	$Rd \leftarrow Rd + 1$	Z,N,V	1	
DEC	Rd	Decrement	$Rd \leftarrow Rd - 1$	Z,N,V	1	
rst	Rd	lest for Zero or Minus	$Rd \leftarrow Rd \bullet Rd$	Z,N,V	1	
CLR	Rd	Clear Register	$Rd \leftarrow Rd \oplus Rd$	Z,N,V	1	
SER	Rd	Set Hegister	Rd ← \$FF	None	1	
BRANCH INSTR	JCTIONS				-	
RJMP	k	Relative Jump	$PC \leftarrow PC + k + 1$	None	2	
IJMP	1.	Indirect Jump to (Z)		None	2	
JMP	ĸ	Direct Jump		None	3	
RCALL	к	Relative Subroutine Call	$PC \leftarrow PC + K + 1$	None	3	
	- k	Indirect Call to (2)		None	3	
	ĸ	Subroutine Dature		None	4	
				None	4	
CPSE	Bd Br		$f C \leftarrow SIACK$	I None	4	
CP	Bd Br	Compare	Bd-Br	ZNVCH	1/2/0	
CPC	Bd Br	Compare with Carry	Bd - Br - C	ZNVCH	1	
CPI	Bd K	Compare Begister with Immediate	Bd - K	ZNVCH	1	
SBRC	Br. b	Skip if Bit in Register Cleared	if $(Br(b) = 0) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3	
SBRS	Rr. b	Skip if Bit in Register is Set	if $(\text{Rr}(b) = 1) \text{ PC} \leftarrow \text{PC} + 2 \text{ or } 3$	None	1/2/3	
SBIC	P. b	Skip if Bit in I/O Register Cleared	if $(P(b) = 0) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3	
SBIS	P.b	Skip if Bit in I/O Register is Set	if $(P(b) = 1) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3	
BRBS	s, k	Branch if Status Flag Set	if (SREG(s) = 1) then PC \leftarrow PC + k + 1	None	1/2	
BRBC	s, k	Branch if Status Flag Cleared	if (SREG(s) = 0) then PC \leftarrow PC + k + 1	None	1/2	
BREQ	k	Branch if Equal	if (Z = 1) then PC \leftarrow PC + k + 1	None	1/2	
BRNE	k	Branch if Not Equal	if (Z = 0) then PC \leftarrow PC + k + 1	None	1/2	
BRCS	k	Branch if Carry Set	if (C = 1) then PC \leftarrow PC + k + 1	None	1/2	
BRCC	k	Branch if Carry Cleared	if (C = 0) then PC \leftarrow PC + k + 1	None	1/2	
BRSH	k	Branch if Same or Higher	if (C = 0) then PC \leftarrow PC + k + 1	None	1/2	
BRLO	k	Branch if Lower	if (C = 1) then PC \leftarrow PC + k + 1	None	1/2	
BRMI	k	Branch if Minus	if (N = 1) then PC \leftarrow PC + k + 1	None	1/2	
BRPL	k	Branch if Plus	if (N = 0) then PC \leftarrow PC + k + 1	None	1/2	
BRGE	k	Branch if Greater or Equal, Signed	if (N \oplus V = 0) then PC \leftarrow PC + k + 1	None	1/2	
BRLT	k	Branch if Less Than Zero, Signed	if (N \oplus V = 1) then PC \leftarrow PC + k + 1	None	1/2	
BRHS	k	Branch if Half Carry Flag Set	if (H = 1) then PC \leftarrow PC + k + 1	None	1/2	
BRHC	k	Branch if Half Carry Flag Cleared	if (H = 0) then PC \leftarrow PC + k + 1	None	1/2	
BRTS	k	Branch if T Flag Set	if (T = 1) then PC \leftarrow PC + k + 1	None	1/2	
BRTC	k	Branch if T Flag Cleared	if (T = 0) then PC \leftarrow PC + k + 1	None	1/2	
BRVS	k	Branch if Overflow Flag is Set	if (V = 1) then PC \leftarrow PC + k + 1	None	1/2	
BRVC	k	Branch if Overflow Flag is Cleared	if (V = 0) then PC \leftarrow PC + k + 1	None	1/2	
BRIE	k	Branch if Interrupt Enabled	if (I = 1) then PC \leftarrow PC + k + 1	None	1/2	
BRID	k	Branch if Interrupt Disabled	if (I = 0) then PC \leftarrow PC + k + 1	None	1/2	
DATA TRANSFER INSTRUCTIONS						
ELPM		Extended Load Program Memory	R0 ← (Z+RAMPZ)	None	3	
MOV	Rd, Rr	Move between Registers	Rd ← Rr	None	1	
LDI	Rd, K	Load Immediate	$Hd \leftarrow K$	None	1	

8

Instruction Set Summary (Continued)

Mnemonics	Operands	Description	Operation	Flags	#Clocks
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	2
LD	Rd, X+	Load Indirect and Post-increment	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, -X	Load Indirect and Pre-decrement	$X \leftarrow X - 1, Rd \leftarrow (X)$	None	2
LD	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	None	2
LD	Rd, Y+	Load Indirect and Post-increment	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2
LD	Rd, -Y	Load Indirect and Pre-decrement	$Y \leftarrow Y - 1, Rd \leftarrow (Y)$	None	2
LDD	Rd, Y+q	Load Indirect with Displacement	$Rd \leftarrow (Y + q)$	None	2
LD	Rd, Z	Load Indirect	$Rd \leftarrow (Z)$	None	2
LD	Rd, Z+	Load Indirect and Post-increment	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	2
LD	Rd, -Z	Load Indirect and Pre-decrement	$Z \leftarrow Z - 1, Rd \leftarrow (Z)$	None	2
LDD	Rd. Z+a	Load Indirect with Displacement	$Rd \leftarrow (Z + q)$	None	2
LDS	Rd. k	Load Direct from SRAM	$Rd \leftarrow (k)$	None	2
ST	X Br	Store Indirect	$(X) \leftarrow Br$	None	2
ST	X+ Br	Store Indirect and Post-increment	$(X) \leftarrow Br X \leftarrow X + 1$	None	2
ST	-X Br	Store Indirect and Pre-decrement	$X \leftarrow X - 1$ (X) $\leftarrow Br$	None	2
ST	Y Br	Store Indirect	$(Y) \leftarrow Br$	None	2
ST	V+ Br	Store Indirect and Post-increment	$(Y) \leftarrow Br V \leftarrow V \pm 1$	None	2
ST	-V Br	Store Indirect and Pre-decrement	$(1) \land 10, 1 \land 1 \neq 1$ $Y \leftarrow Y = 1 (Y) \leftarrow Br$	None	2
STD	Via Pr	Store Indirect with Displacement	$(Y + q) \leftarrow Pr$	None	2
STD OT	7 Dr	Store Indirect with Displacement	$(1 + q) \leftarrow ni$	None	2
01 9T	∠, ⊓i 7, Dr	Store Indirect and Post-ingrament	$(2) \leftarrow Pr \ 7 \leftarrow 7 + 1$	Nono	2
51 0T	2+, N	Store indirect and Prodecement	$(Z) \leftarrow \Pi, Z \leftarrow Z + \Pi$	None	2
	-2, Rf 7: a Dr	Store indirect and Pre-decrement	$Z \leftarrow Z - I, (Z) \leftarrow Rf$	None	2
STD	Z+q, Rr	Store Indirect with Displacement	$(2+q) \leftarrow Rr$	None	2
515	K, Hr	Store Direct to SRAM	$(\mathbf{k}) \leftarrow \mathbf{Rr}$	None	2
LPM	D D	Load Program Memory	$R0 \leftarrow (Z)$	None	3
	Rd, P			None	1
001	P, Rr	Out Port	P ← Rr	None	1
PUSH	Rr	Push Register on Stack	STACK	None	2
POP	Rd	Pop Register from Stack	$Rd \leftarrow SIACK$	None	2
BIT AND BIT-TES	ST INSTRUCTIONS				
SBI	P, b	Set Bit in I/O Register	I/O(P,b) ← 1	None	2
CBI	P, b	Clear Bit in I/O Register	I/O(P,b) ← 0	None	2
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1
LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1
ROL	Rd	Rotate Left through Carry	$Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7)$	Z,C,N,V	1
ROR	Rd	Rotate Right through Carry	$Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0)$	Z,C,N,V	1
ASR	Rd	Arithmetic Shift Right	$Rd(n) \leftarrow Rd(n+1), n = 06$	Z,C,N,V	1
SWAP	Rd	Swap Nibbles	$Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30)$	None	1
BSET	s	Flag Set	$SREG(s) \leftarrow 1$	SREG(s)	1
BCLR	s	Flag Clear	$SREG(s) \leftarrow 0$	SREG(s)	1
BST	Rr, b	Bit Store from Register to T	$T \leftarrow Rr(b)$	Т	1
BLD	Rd, b	Bit Load from T to Register	$Rd(b) \leftarrow T$	None	1
SEC		Set Carry	$C \leftarrow 1$	С	1
CLC		Clear Carry	$C \leftarrow 0$	С	1
SEN		Set Negative Flag	N ← 1	Ν	1
CLN	1	Clear Negative Flag	N ← 0	Ν	1
SEZ	1	Set Zero Flag	Z ← 1	Z	1
CLZ		Clear Zero Flag	Z ← 0	Z	1
SEI		Global Interrupt Enable	←1	1	1
CLI		Global Interrupt Disable	1←0	1	1
SES		Set Signed Test Flag	S ← 1	S	1
CLS	1	Clear Signed Test Flag	S ← 0	S	1
SEV	1	Set Twos Complement Overflow	V ← 1	V	1
CLV	t	Clear Twos Complement Overflow	V ← 0	V	1
SET		Set T in SREG	Τ←1	т	1
CLT		Clear T in SREG	T←0	т	1
SEH		Set Half Carry Flag in SREG	H ← 1	н	1
СІН	+	Clear Half Carry Flag in SBEG	H ← 0	н	1
NOP	+	No Operation		None	1
SLEEP	<u> </u>	Sleen	(see specific descr. for Sleep function)	None	2
WDB		Watchdog Beset	(see specific descr. for WD timer)	None	1
	1	Tratonady Hodol			





Ordering Information

Speed (MHz)	Power Supply	Ordering Code	Package	Operation Range
4	2.7 - 3.6V	ATmega103L-4AC	64A	Commercial (0°C to 70°C)
		ATmega103L-4AI	64A	Industrial (-40°C to 85°C)
6	4.0 - 5.5V	ATmega103-6AC	64A	Commercial (0°C to 70°C)
		ATmega103-6AI	64A	Industrial (-40°C to 85°C)

Package Type					
64A	64-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)				

ATmega103/103L 10

Packaging Information







Atmel Headquarters

Corporate Headquarters 2325 Orchard Parkway San Jose, CA 95131 TEL (408) 441-0311 FAX (408) 487-2600

Europe

Atmel U.K., Ltd. Coliseum Business Centre Riverside Way Camberley, Surrey GU15 3YL England TEL (44) 1276-686-677 FAX (44) 1276-686-697

Asia

Atmel Asia, Ltd. Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

Japan

Atmel Japan K.K. 9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

Atmel Operations

Atmel Colorado Springs 1150 E. Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL (719) 576-3300 FAX (719) 540-1759

Atmel Rousset Zone Industrielle 13106 Rousset Cedex France TEL (33) 4-4253-6000 FAX (33) 4-4253-6001

Fax-on-Demand North America: 1-(800) 292-8635 International:

1-(408) 441-0732

e-mail literature@atmel.com

Web Site http://www.atmel.com

BBS 1-(408) 436-4309

© Atmel Corporation 2000.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

Marks bearing [®] and/or [™] are registered trademarks and trademarks of Atmel Corporation.

Terms and product names in this document may be trademarks of others.

